An electronic copy of book is available for Library Members Sign in to view the book
This doctoral thesis explores the design and implementation of phase-locked loops (PLLs) and millimeter-wave PLL components tailored for 60-GHz wireless networks using CMOS technology. The work addresses the challenges of achieving multi-gigabit per second wireless transmission in the 60 GHz license-free frequency band. It presents a systematic top-down approach, starting with system analysis, followed by the design and implementation of critical synthesizer components, and culminating in the integration of these components to form a complete synthesizer. The thesis provides insights into layout parasitic, measurement techniques at millimeter-wave frequencies, and the design of various PLL components, including prescalers, voltage-controlled oscillators, and feedback loops. The research contributes to the advancement of CMOS-based solutions for high-frequency wireless communication applications.
Sub Title:
Edition:
Volume:
Publisher:
Publishing Year: 2010
ISBN: 978-90-386-2143-2
Pages: 206